The g2p/GEp experiments used a solid NH3 polarized target, where the polarization of the target is sensitive to temperature and radiation. The beam current was limited to 5-100 nA during the experiment to avoid too much depolarization of target (The typical Hall A running condition for beam current is 1 µA to 100 µA). The measured charge was further used to get the accurate physics cross sections. New BCM (Beam Current Monitor) receivers and a DAQ system were used to measure the beam current at such a low current range. A tungsten calorimeter was used to calibrate the BCMs. This technical note summarizes the calibration procedure and the performance of the BCMs.
Helicity
The beam is polarized in injector before going to the CEBAF accelerator. The polarization is controlled by a helicity control board (VME) [7] . The helicity control board generates several signals which relative to each other. It controls the high voltage supply to change the orientation of the polarization of laser, which is used to generate the polarized electron beam with GaAs photogun by using the method of optical pumping. Meanwhile the helicity control board sends signals to the DAQ system in the hall in order to get the helicity based information. During the experiment the helicity setting was the same as the QWEAK experiment in Hall C, as shown in table 1 . Four helicity signals were sent to hall during the experiment via optical fibers, which named T-Settle (or MPS), pattern_sync (or QRT), pair_sync, and delayed helicity (Fig. 4) . The quartet helicity pattern is used for the experiment to minimize the system error, which is "+ − −+" or "− + +−", one pattern is composed with four helicity windows. The pattern_sync indicates the first window of one pattern. The T-Settle signal is used to indicate if the helicity is valid. The high-level T-Settle (70 µs) indicates the helicity flips, or has unsure helicity states, while the low-level T-Stable (971.65 µs) indicates the reliable helicity states. The pair sync signal flips in each helicity window, which is used as the redundancy information. The helicity flip signals sent to the halls are 8 windows delayed with respect to the actual helicity flip signals, and need to be taken care of in decoding. More details about the helicity decoder can be found in [8] .
Scaler
The V2F converts the DC voltage signal from the BCM receiver to a frequency signal in order to readout the scalers for counting. The SIS380x scaler has two modes selected by a jumper on the board: SIS3800 and SIS3801.
SIS3800 scaler The SIS3800 scaler counts the charge, clock and trigger signals for each event, and delivers them to the data stream when the event trigger is accepted. The counter data for the SIS3800 is only cleared at the beginning of the run, thus the SIS3800 is used to get the counts for the whole run. [8] SIS3801 scaler The SIS3801 is used to get the helicity gated information. Fig. 5 shows the workflow of the SIS3801 scaler . The scaler is controlled by the T-Settle signal. The data registers count the charge, clock and trigger signals only in the T-Stable part of the helicity window. The counts are reset by the high-level T-Settle. A delayed T-Settle, the Pattern Sync, and the delayed helicity are also sent to the control register. Those information are saved in the FIFO (First-In-First-Out) register triggered by the delayed T-Settle signal. The FIFO is used as a ringbuffer (Fig. 6 ) before merging to the standard DAQ system. Figure 6 : Workflow of the ringbuffer. The ringbuffer is used as the buffer merging from the data-stream of the helicity triggered DAQ to the physics triggered DAQ. For the SIS3801 scaler, the FIFO register is used as the ringbuffer. For the HAPPEX DAQ, an array defined in the CPU register is used as the ringbuffer.
HAPPEX DAQ
The HAPPEX DAQ were designed for the parity violation experiments. This DAQ was reprogrammed and reassembled for the g2p/GEp experiments.
The HAPPEX DAQ contains a timing board (VME) [9] , several 18-bit ADCs [10] , a flexible IO (FLEXIO, VME) [11] , a trigger interface module (TI), and a VxWorks CPU. The diagram of HAPPEX DAQ is shown in Fig. 7 .
Timing board The timing board generates several time signals to control the start and stop integration time of the ADCs. The T-Settle signal is used as the trigger source for the timing board. Based on the (Fig. 8) . The reset signal controls the ADC integration. The delay time between the baseline signal and the peak signal is used as the integration time, and the digital value difference between them is used as integrated result. The DAC module in the timing board was used as a debugging source during the experiment. Figure 8 : Signals from timing board [11] HAPPEX ADC The HAPPEX ADC is designed for high bit resolution (18-bit) and a small non-linearity (≤ 2 × 10 −5 ) for measuring small parity violating asymmetries to high precision. From the asymmetry measurement test (Fig. 9) , the bit resolution for the HAPPEX ADCs were much better than the one for the scalers. The integration time of the HAPPEX ADCs controlled by the timing board is 875 µs, a little bit smaller than the helicity period (1041.65 µs). The HAPPEX ADCs record more precise position and current information than the FASTBUS 1881 ADCs (with an integration time less than 50 ns during the experiment).
Flexible IO The flexible IO is used to record the digital information. The baseline signal peak from the timing board triggers the flexible IO to record the helicity signals. It also provides a trigger signal for the ringbuffer.
Ring Buffer A VxWorks CPU controls the data reading from the HAPPEX ADCs and the flexible IO to the ringbuffer server in the CPU. The ringbuffer is an array saved in the register of the CPU. Each element in array includes the information of helicity, charge, clock signals for this helicity states (Fig. 6 ). For more reliable performance and less CPU occupation, a trigger is used instead of checking the pair sync polarity all of the time. The trigger from the flexible IO has the same period as the T-Settle. Each trigger causes the CPU to read out the data from the flexible IO and the ADCs once. A trigger interface controlled by the HRS trigger supervisor reads the data from the ringbuffer server to the data-stream. For the online debugging, a TCP-IP server was running on the CPU to readout the data from the ringbuffer from any Linux computer at any time.
Tungsten Calorimeter
A tungsten calorimeter [12] is located downstream of the BCMs and the two rasters [13] for calibrating the BCMs by measuring the beam induced temperature rise, as shown in Fig. 10 . The chamber that holds the tungsten is pumped down to vacuum to minimize heat loss. The tungsten is in three positions for the different purpose:
1. Beam charging, the tungsten is in beam position. All of the incoming beam electrons hit the tungsten.
The temperature is increasing during this period. 3. Cooling, the tungsten moves to the cooling plate to cool down the tungsten.
For the temperature measurement, six resistance temperature detectors (RTDs) are mounted on the outer surface at each end of the tungsten slug.
Calibration of the BCMs
Calibration data were taken several times during the experiment. In order to achieve the uniform heat load from the beam over the tungsten surface, the rasters were turned on during the BCM calibration. The limited size of the ringbuffer caused potential loss of data when the read-out speed was lower than the read-in speed. For the deadtime consideration, the DAQ system only read out no more than 50 sets data from the ringbuffer. An additional clock trigger with a frequency larger than 20 Hz ( 960 (helicity frequency) / 50) was added to avoid data loss in the ringbuffer recorded in the data-stream. The clock signal was needed for calculating the pedestal slope of the scaler and the ADC. For the HAPPEX ADC, the helicity entries were used as the clock. The pedestal slope is defined as the accumulated counts or ADC values per unit time when there is no beam. The value of it depends on the frequency of the clock source. It needs to be removed for extracting the real accumulated counts caused by beam. There are two types of clock: fast clock and slow clock. The frequency of the fast clock was ∼ 103.7 KHz, while the frequency of the slow clock was ∼ 1 KHz. The calibration was taken for each of them.
A complete calibration period is shown in Fig. 11 . The total temperature rise is used to calculate the total charge. When the beam just off, the temperature readouts keep fluctuating until the heat is uniform in the tungsten. The zero-order polynomial fits are taken before the beam charging and after the temperature become stable when the tungsten is in the equilibrating position. The relationship between the total charge and the temperature rise is:
where K is the heat capacity of tungsten. It was measured by Ahamad Mahmoud before the experiment [14] . The result is shown in Fig. 12 , with the value of 8555.5 ± 50 J/K. T emperature is the average temperature from the 6 RTDs. There are several devices needed to be calibrated, and each one has its own special condition. The detail calibration procedures for each device are as follows.
Calibration for SIS3800 scaler
A reset signal was sent to the SIS3800 scaler at the beginning of the run to clear the counts. Since the scaler was found to cause high deadtime, only clock signals were sampled for each event, while other signals were sampled for each 1000 events. Also the DAQ read the scaler once at the end of the run.
The middle left picture in Fig. 11 is for the SIS3800 calibration. The rise in the graph is the period when the beam hits the tungsten, corresponding to the rise in the top left. The relation of the total charge and the counts is defined as:
where ∆counts is the total BCM counts accumulated in the scaler, ∆clockcounts is the total clock counts accumulated in the scaler. The pedslope is the value of the pedestal slope, which is calculated from the first-order polynomial fits before and after the beam. To get the slope value, two time points are chosen before and after the beam heats the tungsten. Using the ∆counts and the ∆clockcounts between these two time points and combining with the charge calculated from the temperature, the slope value is then determined. The beam current is calculated from the calibration constants as: 
where rate and clockrate are defined as the BCM counts per second and clock counts per second.
Calibration for SIS3801 scaler
To calibrate the SIS3801 scaler it is necessary to accumulate all of the counts for each helicity window without any loss of data. There are two methods to get the total counts. One is using the sum counts from two virtual scalers. The offline analyzer [15] automatically accumulates the total counts for positive helicity states and negative helicity states, which present two independent variables (positive and negative virtual scaler) in the raw data. Another is accumulating all of the counts from the ringbuffer. The helicity decoder was used to check if data were lost. The calculated calibration constants are the same from the two methods. The procedures are similar to the SIS3800. The relation of the total charge and the counts is defined as:
where the ∆counts and ∆clockcounts are counted from the SIS3801 scaler. The value of Charge uses the same value from tungsten as in section 2.1, thus it is considered as the whole charge in the whole helicity window. Since the SIS3801 does not count for 70 µs for each 1041.65 µs, the slopes calculated for the SIS3801 are larger than the slope for the SIS3800. If we denote readout as the readout from SIS3801 in each helicity entry, the ∆clockcounts recorded in the SIS3801 for one helicity window is equal to 103700s −1 · 971.65µs, where 103700s −1 is the frequency of the fast clock, and 971.65µs is the duration of T-Stable. The beam current is then calculated as the charge divide the duration of the whole helicity window 1041.65µs :
Note the constants in equation (4) are used to calculate the charge in the whole helicity window. If one need to know the absolute charge in T-Stable, an additional factor of 971.65µs/1041.65µs is needed to be applied. 
Calibration for HAPPEX ADC
To calibrate the HAPPEX ADC, the ∆counts are accumulated for all of the events between two time periods as the total counts. The entries in the HAPPEX DAQ are used as the time stamp. The relation of the total charge and the counts is defined as:
Similar as the SIS3801 scaler, the ADC only accumulate during the integration time. The beam current is calculated as:
Where readout is the readout ADC value. Note the charge calculated using equation (6) is the charge in the whole helicity window.
Uncertainty
The uncertainty of the calculated charge from the tungsten calorimeter comes from the beam energy, RTD, measured tungsten heat capacity, and the heat loss. The ARC measurement has a relative uncertainty of ∼ 5 × 10 −4 [16] , which contributes to the uncertainty of calculated charge of 2 nC per 1 K temperature rise (for 2.2 GeV beam energy), which is negligible compared to the total charge received in tungsten calorimeter of 30 µC during the calibration. The uncertainties of the RTDs are 12.5 mK [17] , which contributes an uncertainty of 0.046 µC. The 50 J/K uncertainty of heat capacity contributes 0.18 µC per 1 K temperature rise. The Hall A calorimeter thermal and mechanical design limits heat losses to ∼ 0.2 % level if the measurement is within 20 min [12] , which causes the uncertainty of calculated charge additional 0.2 %. The total uncertainty is ∼ 0.68 % for the calculated charge from the tungsten calorimeter.
By comparing the difference between the upstream and downstream BCMs, the fluctuations between the two are below 0.19 µC for 90 % of the runs. The relative differences between them for 90 % of the runs are below 0.7 %, as shown in Fig. 13 . The differences indicate the uncertainty due to the stability of the BCMs is ∼ 0.7 %. Combined with the calibration uncertainty of the tungsten calorimeter, the total uncertainty of BCMs is ∼ 1 %. 
